1. IDR@IIT Indore

Browsing by Author Vishvakarma, Santosh Kumar

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 91 to 110 of 229 < previous   next >
Issue DateTitleAuthor(s)
2025FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML accelerationLokhande, Mukul; Sankhe, Akash; Jaya Chand, S.V.; Mishra, Shivangi; Vishvakarma, Santosh Kumar
2025Flex-PE: Flexible and SIMD Multiprecision Processing Element for AI WorkloadsLokhande, Mukul; Raut, Gopal; Vishvakarma, Santosh Kumar
2025FPGA Based Adaptive Beamforming for RIS using Deep LearningDeepak; Gouda, Akhila; Lokhande, Mukul; Vishvakarma, Santosh Kumar; Ghosh, Saptarshi
2019-06-24FPGA Based product development for high performance computingVasudevan, Srivathsan; Vishvakarma, Santosh Kumar; Rathore, Anil
2026Gated logic controlled 10T-SRAM for low-power bidirectional ring oscillatorsMaheshwari, Neha; Vishvakarma, Santosh Kumar
2019Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applicationsSharma, Vishal; Bisht, Pranshu; Dalal, Abhishek; Gopal, Maisagalla; Vishvakarma, Santosh Kumar
2022-06-09Hardware neural accelerator implementation for IoT based applicationsVishvakarma, Santosh Kumar; C. Sandeep
2024-03-26Hardware-efficient and performace-enhanced MAC unit for DNN applications: a quantization approachVishvakarma, Santosh Kumar; Sonal, Neha Ashar Sunil
2025-05-19Hardware-software co-design for edge AI accelerator: a hardware-centric perspectiveVishvakarma, Santosh Kumar; Kokane, Omkar Rajesh
2026HierCIM: A 16-Kb SRAM-Based Digital CIM Macro With Hierarchical Adder-Tree Accumulation for Edge CNN InferenceVishwakarma, Vikash; Mittal, Amit; Goyal, Naman; Vishvakarma, Santosh Kumar
2019-07-01High performance and energy efficient architecture for PRESENT cipher and its FPGA implementationVishvakarma, Santosh Kumar; Pandey, Jai Gopal; Soni, Himanshu
2023-05-23High PSRR LDO design for high speed clock pathVishvakarma, Santosh Kumar; Gupta, Saurabh; Kumar, Jagannadham Sai
2016-06-29High speed synchronous serdes transceiver designVishvakarma, Santosh Kumar; Bharti, Pramod Kumar
2024HOAA: Hybrid Overestimating Approximate Adder for Enhanced Performance Processing EngineKokane, Omkar; Sati, Prabhat; Lokhande, Mukul; Vishvakarma, Santosh Kumar
2023Hybrid ADDer: A Viable Solution for Efficient Design of MAC in DNNsTrivedi, Vasundhara; Lalwani, Khushbu; Raut, Gopal; Khomane, Avikshit; Ashar, Neha; Vishvakarma, Santosh Kumar
2017Impact of device engineering on analog/RF performances of tunnel field effect transistorsSingh, Pooran; Vishvakarma, Santosh Kumar
2016Impact of LDD Depth Variations on the Performance Characteristics of SONOS NAND Flash DeviceVishvakarma, Santosh Kumar
2018Impact of varying carbon concentration in SiC S/D asymmetric dual-k spacer for high performance and reliable FinFETGopal, Maisagalla; Vishvakarma, Santosh Kumar
2020An improved current mode logic latch for high-speed applicationsKumawat, Mahesh; Sharma, Sanjay; Singh, Gaurav; Vishvakarma, Santosh Kumar
2019An improved read-assist energy efficient single ended P-P-N based 10T SRAM cell for wireless sensor networkGupta, Neha; Shah, Ambika Prasad; Vishvakarma, Santosh Kumar
Showing results 91 to 110 of 229 < previous   next >