1. IDR@IIT Indore

Browsing by Author Vishvakarma, Santosh Kumar

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 185 to 204 of 204 < previous 
Issue DateTitleAuthor(s)
2018Tunneling Field Effect Transistors for Enhancing Energy Efficiency and Hardware Security of IoT Platforms: Challenges and OpportunitiesVishvakarma, Santosh Kumar
2018-02-22Ultra - low power high-stability robust sram design for FPGA, IoT and image processing applicationsVishvakarma, Santosh Kumar; Singh, Pooran
2015-06-22Ultra - low power SRAM design in nanoscale CMOS and multigate FinFET technologiesVishvakarma, Santosh Kumar; Dwivedi, Devesh; Kushwah, Chandrabhan
2019An Ultra Low Power AES Architecture for IoTKhan, Sajid; Gupta, Neha; Raut, Gopal; Rajput, Gunjan; Vishvakarma, Santosh Kumar
2018Ultra low power-high stability, positive feedback controlled (PFC) 10T SRAM cell for look up table (LUT) designSingh, Pooran; Sharma, Vishal; Vishvakarma, Santosh Kumar
2016Ultra-Fast Current Mode Sense Amplifier for Small ICELL SRAM in FinFET with Improved Offset ToleranceVishvakarma, Santosh Kumar
2017Ultra-Low Power High Stability 8T SRAM for Application in Object Tracking SystemSingh, Pooran; Vishvakarma, Santosh Kumar
2012Ultra-low power sub-threshold SRAM cell design to improve read static noise marginKushwaha, C. B.; Vishvakarma, Santosh Kumar
2017Ultra-low power, process-tolerant 10T (PT10T) SRAM with improved read/write ability for internet of things (IoT) applicationsSingh, Pooran; Vishvakarma, Santosh Kumar
2019An ultra-low power, reconfigurable, aging resilient RO PUF for IoT applicationsKhan, Sajid; Shah, Ambika Prasad; Gupta, Neha; Vishvakarma, Santosh Kumar
2018A Unified Scalable Quasi-Ballistic Transport Model of GFET for Circuit SimulationsKushwaha, Ajay Kumar; Vishvakarma, Santosh Kumar
2020Utilizing manufacturing variations to design a tri-state flip-flop PUF for IoT security applicationsKhan, Sajid; Shah, Ambika Prasad; Gupta, Neha; Vishvakarma, Santosh Kumar
2017-05-11Variability aware design of SRAM in conventional and non-conventional MOS technologies : a sense amplifier perspectiveVishvakarma, Santosh Kumar; Reniwal, Bhupendra
2015-12-01Verification of mixed-signal voltage regulator IPSravanthi, Gorle Keerthana; Vishvakarma, Santosh Kumar
2019A VLSI Architecture for the PRESENT Block Cipher with FPGA and ASIC ImplementationsKhan, Sajid; Vishvakarma, Santosh Kumar
2021VLSI implementation of transcendental function hyperbolic tangent for deep neural network acceleratorsRajput, Gunjan; Raut, Gopal; Vishvakarma, Santosh Kumar
2019A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT DesignSharma, Vishal; Bisht, Pranshu; Dalal, Abhishek; Vishvakarma, Santosh Kumar
2018A write-improved low-power 12T SRAM cell for wearable wireless sensor nodesSharma, Vishal; Vishvakarma, Santosh Kumar
10-08-2022नवाचार: पारंपरिक और आधुनिक विज्ञान और प्रौद्योगिकी के बीच सहयोग = Navaachaar: paaramparik aur aadhunik vigyaan aur praudyogikee ke beech sahayogविश्वकर्मा, संतोष कुमार; Vishvakarma, Santosh Kumar
06-10-2021स्वतंत्र संग्राम में भारतीय विज्ञान और विज्ञानिको का योगदान = Contribution of indian science and scientists in freedom struggleविश्वकर्मा, संतोष कुमार; Vishvakarma, Santosh Kumar
Showing results 185 to 204 of 204 < previous