1. IDR@IIT Indore

Browsing by Author Raut, Gopal

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 26  next >
Issue DateTitleAuthor(s)
2020A 2.4-GS/s Power-Efficient, High-Resolution Reconfigurable Dynamic Comparator for ADC ArchitectureRaut, Gopal; Shah, Ambika Prasad; Sharma, Vishal; Rajput, Gunjan; Vishvakarma, Santosh Kumar
2021An accurate and noninvasive skin cancer screening based on imaging techniqueRajput, Gunjan; Agrawal, Shashank; Raut, Gopal; Vishvakarma, Santosh Kumar
2019ASIC Implementation of Biologically Inspired Spiking Neural NetworkRajput, Gunjan; Raut, Gopal; Khan, Sajid; Gupta, Neha; Behor, Ankur; Vishvakarma, Santosh Kumar
2022BitMAC: Bit-Serial Computation-Based Efficient Multiply-Accumulate Unit for DNN AcceleratorChhajed, Harsh; Raut, Gopal; Dhakad, Narendra Singh; Vishwakarma, Sudheer; Vishvakarma, Santosh Kumar
2019Compact Spiking Neural Network System with SiGe Based Cylindrical Tunneling Transistor for Low Power ApplicationsRaut, Gopal; Rajput, Gunjan; Vishwakarma, Abhinav; Shah, Ambika Prasad; Vishvakarma, Santosh Kumar
2024A Configurable Activation Function for Variable Bit-Precision DNN Hardware AcceleratorsRaut, Gopal; Dhakad, Narendra Singh; Vishvakarma, Santosh Kumar
2020A CORDIC based configurable activation function for ANN applicationsRaut, Gopal; Rai, Shubham; Vishvakarma, Santosh Kumar; Kumar, Akash
2021Data multiplexed and hardware reused architecture for deep neural network acceleratorRaut, Gopal; Dhakad, Narendra Singh; Gupta, Neha; Vishvakarma, Santosh Kumar
2021Design and Analysis of Cyl GAA-TFET-Based Cross-Coupled Voltage Doubler CircuitShah, Ambika Prasad; Raut, Gopal; Vishvakarma, Santosh Kumar
2023Designing a Performance-Centric MAC Unit with Pipelined Architecture for DNN AcceleratorsRaut, Gopal; Mukala, Jogesh; Vishvakarma, Santosh Kumar
2019Efficient Low-Precision CORDIC Algorithm for Hardware Implementation of Artificial Neural NetworkRaut, Gopal; Bhartiy, Vishal; Rajput, Gunjan; Khan, Sajid; Vishvakarma, Santosh Kumar
2023An Empirical Approach to Enhance Performance for Scalable CORDIC-Based Deep Neural NetworksRaut, Gopal; Karkun, Saurabh; Vishvakarma, Santosh Kumar
2023An Empirical Evaluation of Enhanced Performance Softmax Function in Deep LearningMehra, Sumiran; Raut, Gopal; Purkayastha, Ribhu Das; Vishvakarma, Santosh Kumar
2021Erratum: RECON: Resource-Efficient CORDIC-Based Neuron Architecture (IEEE Open J. Circuits Syst.(2021) 2 (170–181) DOI: DOI: 10.1109/OJCAS.2020.3042743)Raut, Gopal; Vishvakarma, Santosh Kumar
2025Flex-PE: Flexible and SIMD Multiprecision Processing Element for AI WorkloadsLokhande, Mukul; Raut, Gopal; Vishvakarma, Santosh Kumar
2023Hybrid ADDer: A Viable Solution for Efficient Design of MAC in DNNsTrivedi, Vasundhara; Lalwani, Khushbu; Raut, Gopal; Khomane, Avikshit; Ashar, Neha; Vishvakarma, Santosh Kumar
2023In-Memory Computing with 6T SRAM for Multi-operator Logic DesignDhakad, Narendra Singh; Chittora, Eshika; Raut, Gopal; Vishvakarma, Santosh Kumar
2022Loading Effect Free MOS-only Voltage Reference Ladder for ADC in RRAM-crossbar ArrayBhatnagar, Varun; Raut, Gopal; Vishvakarma, Santosh Kumar
2023Low power resource efficient CORDIC enabled neuron architecture using 45 nm CMOS technologyRaut, Gopal
2024A Precision-Aware Neuron Engine for DNN AcceleratorsRaut, Gopal; Jaiswal, Sonu; Vishvakarma, Santosh Kumar
Showing results 1 to 20 of 26  next >