Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/10128
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Rathor, Mahendra | en_US |
dc.contributor.author | Sengupta, Anirban | en_US |
dc.date.accessioned | 2022-05-23T13:56:50Z | - |
dc.date.available | 2022-05-23T13:56:50Z | - |
dc.date.issued | 2022 | - |
dc.identifier.citation | Rathor, M., & Sengupta, A. (2022). Particle Swarm Optimization-Driven DSE-Based Low-Cost Hardware Security for Securing DSP IP Cores. In S. K. Shandilya, N. Wagner, V. B. Gupta, & A. K. Nagar (Eds.), Advances in Nature-Inspired Cyber Security and Resilience (pp. 29�54). Springer International Publishing. https://doi.org/10.1007/978-3-030-90708-2_3 | en_US |
dc.identifier.issn | 2522-8595 | - |
dc.identifier.other | EID(2-s2.0-85129129633) | - |
dc.identifier.uri | https://doi.org/10.1007/978-3-030-90708-2_3 | - |
dc.identifier.uri | https://dspace.iiti.ac.in/handle/123456789/10128 | - |
dc.description.abstract | The digital signal processing (DSP)-based intellectual property (IP) cores are massively being integrated in the modern system-on-chips (SoCs) developed for consumer electronic systems. The reason behind the thriving of DSP-based chips in the consumer electronics market is the vital role of DSP algorithms to perform functions such as filtering (de-noising), data compression-decompression, encoding-decoding etc. However the journey of a DSP-based IP core from its algorithmic form to an IP block within an end SoC is susceptible to hardware threats such as possible hardware Trojan (malicious logic) insertion, IP misuse and fraud claim. This is due to the involvement of more than one design house (fabless and foundry) in the integrated circuit (IC) design chain. For example: (i) Components or IP blocks used in the high-level synthesis (HLS) design process may be Trojan infected as they are supplied by a distinct third-party IP (3PIP) vendor. Thus integrated malicious components in the chip design may cause failure during critical operations. (ii) An IP core design of a genuine vendor may be illegally misused by an adversary in an untrustworthy design house or foundry. These threats of Trojan insertion and IP misuse can be handled during the HLS design process of an IP core. However, employing security techniques may result in design overhead in terms of additional hardware area and latency. This challenge can be addressed by integrating a particle swarm optimization (PSO, a nature-inspired algorithm)-based design space exploration (DSE) process with the HLS design process to explore a low-cost security solution. This chapter discusses (i) a PSO-DSE-driven low-cost Trojan security-aware HLS technique to enable the detection of hidden Trojan in the design components and (ii) a PSO-DSE-driven low-cost watermark security-aware HLS technique to enable the detection of IP piracy and nullification of fraud claim of IP ownership. © 2022, The Author(s), under exclusive license to Springer Nature Switzerland AG. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Springer Science and Business Media Deutschland GmbH | en_US |
dc.source | EAI/Springer Innovations in Communication and Computing | en_US |
dc.subject | Costs | en_US |
dc.subject | Crime | en_US |
dc.subject | Digital signal processing | en_US |
dc.subject | Foundries | en_US |
dc.subject | Hardware security | en_US |
dc.subject | Intellectual property | en_US |
dc.subject | Intellectual property core | en_US |
dc.subject | Malware | en_US |
dc.subject | Particle swarm optimization (PSO) | en_US |
dc.subject | Programmable logic controllers | en_US |
dc.subject | System-on-chip | en_US |
dc.subject | Watermarking | en_US |
dc.subject | Design house | en_US |
dc.subject | Design space exploration | en_US |
dc.subject | Design-process | en_US |
dc.subject | High-level synthesis | en_US |
dc.subject | Intellectual property piracy | en_US |
dc.subject | Low-costs | en_US |
dc.subject | Synthesis design | en_US |
dc.subject | Trojan detections | en_US |
dc.subject | Trojans | en_US |
dc.subject | Watermark | en_US |
dc.subject | High level synthesis | en_US |
dc.title | Particle Swarm Optimization-Driven DSE-Based Low-Cost Hardware Security for Securing DSP IP Cores | en_US |
dc.type | Book Chapter | en_US |
Appears in Collections: | Department of Computer Science and Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: