Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/11923
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Vishvakarma, Santosh Kumar | en_US |
dc.date.accessioned | 2023-06-20T15:37:37Z | - |
dc.date.available | 2023-06-20T15:37:37Z | - |
dc.date.issued | 2023 | - |
dc.identifier.citation | Ansari, S. M. S., Kavitha, S., Reniwal, B. S., & Vishvakarma, S. K. (2023). Design of radiation hardened 12T SRAM with enhanced reliability and Read/Write latency for space application. Paper presented at the Proceedings of the IEEE International Conference on VLSI Design, , 2023-January 104-108. doi:10.1109/VLSID57277.2023.00034 Retrieved from www.scopus.com | en_US |
dc.identifier.issn | 1063-9667 | - |
dc.identifier.other | EID(2-s2.0-85153863177) | - |
dc.identifier.uri | https://doi.org/10.1109/VLSID57277.2023.00034 | - |
dc.identifier.uri | https://dspace.iiti.ac.in/handle/123456789/11923 | - |
dc.description.abstract | Soft Errors becoming more predominant due to the constant scaling down of the transistors which lead to a decrease in the critical charge (Qc) and noise margin of the memory cell. In this paper, radiation-hardened (RH) 12T Memory cell is proposed which is resilient to soft errors as well as improves the critical read and write access time. This memory cell exhibits better results in terms of critical charge Qc with improved write static noise margin (WSNM). The extensive Monte Carlo simulations in Industry Hardware Calibrated 65nm standard CMOS process demonstrates that the proposed cell achieves improved performance with respect to 0.70× read access time, 0.69× write access time, 4.57× WSNM, 1.07× Qc as compared to NQ-10T at a supply voltage of 1V. Qc of the proposed RH-12T outperforms 6T SRAM & Q-10T by 1.91× and 1.62× respectively. In terms of area comparison, the silicon area is 1× for both NQ-10T and the proposed 12T. © 2023 IEEE. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IEEE Computer Society | en_US |
dc.source | Proceedings of the IEEE International Conference on VLSI Design | en_US |
dc.subject | Critical Charge | en_US |
dc.subject | Read Delay | en_US |
dc.subject | Single Event Upset (SEU) | en_US |
dc.subject | Soft Errors | en_US |
dc.subject | SRAM | en_US |
dc.subject | Static Noise Margin (SNM) | en_US |
dc.subject | Write Delay | en_US |
dc.title | Design of Radiation Hardened 12T SRAM with Enhanced Reliability and Read/Write Latency for Space Application | en_US |
dc.type | Conference Paper | en_US |
Appears in Collections: | Department of Electrical Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: