Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/15200
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Sengupta, Anirban | en_US |
dc.date.accessioned | 2024-12-24T05:20:10Z | - |
dc.date.available | 2024-12-24T05:20:10Z | - |
dc.date.issued | 2024 | - |
dc.identifier.citation | Sengupta, A., & Rathor, M. (2024). Fundamentals on HLS-based hardware Trojan. In A. Sengupta, High-Level Synthesis based Methodologies for Hardware Security, Trust and IP Protection (pp. 263–277). Institution of Engineering and Technology. https://doi.org/10.1049/PBCS084E_ch10 | en_US |
dc.identifier.isbn | 978-183724118-7 | - |
dc.identifier.isbn | 978-183724117-0 | - |
dc.identifier.other | EID(2-s2.0-85211874376) | - |
dc.identifier.uri | https://doi.org/10.1049/PBCS084E_ch10 | - |
dc.identifier.uri | https://dspace.iiti.ac.in/handle/123456789/15200 | - |
dc.description.abstract | The chapter describes the fundamentals of high-level synthesis (HLS)-based hardware Trojan and its various types. This chapter provides an overview of hardware Trojan and discusses the motivation for an adversary to perform an HLS-based hardware Trojan attack. Further, it highlights the potential sites for hardware Trojan insertion in the semiconductor design supply chain. It discusses in detail the three different types of HLS-based hardware Trojan attacks followed by hardware Trojan in 3PIP modules. The organization of the chapter is as follows: Section 10.1 discusses a brief overview of hardware Trojan, different ways of the hardware Trojan insertion followed by the Trojan insertion during HLS and its potential effects | en_US |
dc.description.abstract | Section 10.2 provides an overview of three different types of HLS-based hardware Trojan attacks, viz. battery exhaustion, degradation, and downgrade, and discusses the threat scenario. Section 10.3 presents insights on battery exhaustion attacks with a motivational example. Section 10.4 presents insights on degradation attacks with a motivational example while discussing its impact on security and overhead. Section 10.4 presents insights on downgrade attack and explains with the help of compromising secure hash algorithm | en_US |
dc.description.abstract | Section 10.5 presents insights on hardware Trojan in 3PIP modules and explains using an example | en_US |
dc.description.abstract | Section 10.6 concludes the chapter. © The Institution of Engineering and Technology and its licensors 2024. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Institution of Engineering and Technology | en_US |
dc.source | High-Level Synthesis based Methodologies for Hardware Security, Trust and IP Protection | en_US |
dc.title | Fundamentals on HLS-based hardware Trojan | en_US |
dc.type | Book Chapter | en_US |
Appears in Collections: | Department of Computer Science and Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: