Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/15454
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Sengupta, Anirban | en_US |
dc.contributor.author | Rathor, Mahendra | en_US |
dc.date.accessioned | 2025-01-15T07:10:38Z | - |
dc.date.available | 2025-01-15T07:10:38Z | - |
dc.date.issued | 2020 | - |
dc.identifier.citation | Sengupta, A., Rathor, M., & Sarkar, P. (2020). Design Space Exploration of DSP Hardware Using Adaptive PSO and Bacterial Foraging for Power/Area-Delay Trade-Off. In R. Dhiman & R. Chandel (Eds.), Nanoscale VLSI (pp. 271–293). Springer Singapore. https://doi.org/10.1007/978-981-15-7937-0_14 | en_US |
dc.identifier.issn | 2199-8582 | - |
dc.identifier.other | EID(2-s2.0-85183382603) | - |
dc.identifier.uri | https://doi.org/10.1007/978-981-15-7937-0_14 | - |
dc.identifier.uri | https://dspace.iiti.ac.in/handle/123456789/15454 | - |
dc.description.abstract | Digital signal processing (DSP) hardware is ubiquitous in the current generation of consumer electronics systems including camera, camcorders, set-top boxes, smartphones, etc. The very large-scale integration (VLSI) design process of DSP hardware is entirely dependent on high-level synthesis framework that comprises design space exploration (DSE) of power/area-delay trade-off. Since DSP hardware is application specific by nature, and thus, exploration of its low power, high performance architectural solution is crucial. However, the exploration process is intricate and involves a number of convoluted factors such as modelling of the objective function (such as power and delay), accuracy/efficiency of the optimization framework, loop dependency, data pipelining, seed encoding, scheduling algorithm, resource binding, ability to escape local minima and terminating criteria. In this chapter, we present a number of emerging evolutionary design space exploration techniques based on bacterial foraging and particle swarm optimization algorithm that is capable to consider the aforesaid complex factors while performing power/area—delay trade-off of DSP hardware. The chapter also discusses the analysis on case studies for each DSE technique with respect to power–delay trade-off. © Springer Nature Singapore Pte Ltd 2020. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Springer | en_US |
dc.source | Energy Systems in Electrical Engineering | en_US |
dc.subject | BFOA | en_US |
dc.subject | DSP hardware | en_US |
dc.subject | Exploration | en_US |
dc.subject | Optima | en_US |
dc.subject | PSO | en_US |
dc.subject | Trade-off | en_US |
dc.title | Design Space Exploration of DSP Hardware Using Adaptive PSO and Bacterial Foraging for Power/Area-Delay Trade-Off | en_US |
dc.type | Book Chapter | en_US |
Appears in Collections: | Department of Computer Science and Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: