Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/16886
| Title: | Impedance shaping schemes for Single-phase DERs integrated to Three-phase systems |
| Authors: | Soni, Nisheet Umarikar, Amod C. Vijay, A. S. |
| Keywords: | Ac Microgrid;Distributed Generation;Impedance Shaping;Power Quality;Distributed Energy;Energy Policy;Energy Resources;Islanding;Microgrids;Power Converters;Power Electronics;Power Quality;Ac Microgrid;Distributed Energy Resources;Impedance Shaping;Microgrid;Power;Power Electronics Converters;Power Generation Systems;Power Sharing;Single Phasis;Three Phase System;Distributed Power Generation |
| Issue Date: | 2025 |
| Publisher: | Institute of Electrical and Electronics Engineers Inc. |
| Citation: | Soni, N., Umarikar, A. C., & Vijay, A. S. (2025). Impedance shaping schemes for Single-phase DERs integrated to Three-phase systems. https://doi.org/10.1109/ECCE-Asia63110.2025.11112101 |
| Abstract: | With the integration of power electronic converter based distributed energy resources (DERs), our power generation system is shifting towards a distributed structure. Utility gridbased generators are becoming old. This focus on green energy generation has led to the inclusion of converter based distributed generation which is replacing utility based synchronous generators at a fast pace. In the current trend, several single-phase grid forming converters (SPGFCs) are working in synchronism to create large three-phase microgrids (MGs). When a large number of such single-phase generators are connected to form a threephase system, efficient power sharing due to mismatched line impedance becomes difficult. For power sharing improvement, we propose an impedance shaping method for single-phase islanded converters connected in a delta configuration. This method is completely decentralized, therefore the need of additional communication and sensing networks are not required. The effectiveness of the proposed method is verified by performing offline and controller hardware-in-loop (CHIL) simulations with various types of loads. © 2025 Elsevier B.V., All rights reserved. |
| URI: | https://dx.doi.org/10.1109/ECCE-Asia63110.2025.11112101 https://dspace.iiti.ac.in:8080/jspui/handle/123456789/16886 |
| ISBN: | 9798331518868 |
| Type of Material: | Conference Paper |
| Appears in Collections: | Department of Electrical Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: