Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/17359
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.advisor | Vishvakarma, Santosh Kumar | - |
| dc.contributor.author | Pandey, Akash | - |
| dc.date.accessioned | 2025-12-09T09:16:58Z | - |
| dc.date.available | 2025-12-09T09:16:58Z | - |
| dc.date.issued | 2025-05-19 | - |
| dc.identifier.uri | https://dspace.iiti.ac.in:8080/jspui/handle/123456789/17359 | - |
| dc.description.abstract | Compute-In-Memory (CIM) is a promising architectural paradigm that seeks to overcome the memory–compute bottleneck inherent in traditional von Neumann architectures. By integrating computation capabilities directly within the memory arrays, CIM enables localized data processing and significantly reduces energy and latency costs associated with frequent data movement between memory and processing units. This approach is particularly beneficial for data-intensive tasks such as neural network inference, where matrix-vector multiplication (VMM) is a dominant operation. Digital CIM architectures are favored for their accuracy, noise resilience, and compatibility with standard CMOS design flows, making them suitable for deployment in low-power edge AI systems. | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | Department of Electrical Engineering, IIT Indore | en_US |
| dc.relation.ispartofseries | MT362; | - |
| dc.subject | Electrical Engineering | en_US |
| dc.title | Efficient in-memory computing architecture using SRAM | en_US |
| dc.type | Thesis_M.Tech | en_US |
| Appears in Collections: | Department of Electrical Engineering_ETD | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| MT_362_Akash_Pandey_2302102035.pdf | 5.97 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: