Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/4590
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Bairwa, Ghanshyam | en_US |
dc.contributor.author | Mandal, Souvik | en_US |
dc.contributor.author | Nikhil, Tatavarthy Venkat | en_US |
dc.contributor.author | Mazumdar, Bodhisatwa | en_US |
dc.date.accessioned | 2022-03-17T01:00:00Z | - |
dc.date.accessioned | 2022-03-17T15:34:54Z | - |
dc.date.available | 2022-03-17T01:00:00Z | - |
dc.date.available | 2022-03-17T15:34:54Z | - |
dc.date.issued | 2019 | - |
dc.identifier.citation | Bairwa, G., Mandal, S., Nikhil, T. V., & Mazumdar, B. (2019). Linear approximation and differential attacks on logic locking techniques. Paper presented at the Proceedings - 32nd International Conference on VLSI Design, VLSID 2019 - Held Concurrently with 18th International Conference on Embedded Systems, ES 2019, 365-370. doi:10.1109/VLSID.2019.00081 | en_US |
dc.identifier.isbn | 9781728104096 | - |
dc.identifier.other | EID(2-s2.0-85066900814) | - |
dc.identifier.uri | https://doi.org/10.1109/VLSID.2019.00081 | - |
dc.identifier.uri | https://dspace.iiti.ac.in/handle/123456789/4590 | - |
dc.description.abstract | Logic locking is a protection technique for outsourced integrated circuit (IC) designs that thwarts IC piracy and IC counterfeiting by untrusted foundries. In logic locking, the key gates used for masking the circuit adds to the area overhead of the original circuit, and hence increases the power consumption too. In this paper, we mount linear approximation attacks and differential attacks on random logic locking (RLL), fault-analysis based logic locking (FLL), and strong logic locking (SLL) techniques. We present our results on ISCAS’85 benchmark circuits. In linear approximation attack, the combinatorial blocks partitioned and expressed as linear expressions to derive a relation between the key inputs and the primary inputs of the circuit. In differential attacks, we could recover the embedded secret key in device with attack effort lesser than exhaustive search attack. © 2019 IEEE. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | en_US |
dc.source | Proceedings - 32nd International Conference on VLSI Design, VLSID 2019 - Held concurrently with 18th International Conference on Embedded Systems, ES 2019 | en_US |
dc.subject | Embedded systems | en_US |
dc.subject | Keys (for locks) | en_US |
dc.subject | Locks (fasteners) | en_US |
dc.subject | Side channel attack | en_US |
dc.subject | VLSI circuits | en_US |
dc.subject | Input differential | en_US |
dc.subject | Key gate | en_US |
dc.subject | Linear approximations | en_US |
dc.subject | Logic locking | en_US |
dc.subject | Output differential | en_US |
dc.subject | Computer circuits | en_US |
dc.title | Linear approximation and differential attacks on logic locking techniques | en_US |
dc.type | Conference Paper | en_US |
Appears in Collections: | Department of Computer Science and Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: