Please use this identifier to cite or link to this item: https://dspace.iiti.ac.in/handle/123456789/4622
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSengupta, Anirbanen_US
dc.contributor.authorNeema, Shubhaen_US
dc.contributor.authorHarsha, Srien_US
dc.date.accessioned2022-03-17T01:00:00Z-
dc.date.accessioned2022-03-17T15:34:59Z-
dc.date.available2022-03-17T01:00:00Z-
dc.date.available2022-03-17T15:34:59Z-
dc.date.issued2018-
dc.identifier.citationSengupta, A., Neema, S., Sarkar, P., Harsha, S., Mohanty, S. P., & Naskar, M. K. (2018). Obfuscation of fault secured DSP design through hybrid transformation. Paper presented at the Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI, , 2018-July 732-737. doi:10.1109/ISVLSI.2018.00138en_US
dc.identifier.isbn9781538670996-
dc.identifier.issn2159-3469-
dc.identifier.otherEID(2-s2.0-85052109972)-
dc.identifier.urihttps://doi.org/10.1109/ISVLSI.2018.00138-
dc.identifier.urihttps://dspace.iiti.ac.in/handle/123456789/4622-
dc.description.abstractA DSP circuit is considered to be secure, if its functionality is designed to be hidden from an adversary. In other words to make a DSP design secured, its hardware architecture should not look obvious in terms of its functionality. Structural obfuscation plays a critical role in realizing this objective. In the context of transient fault secured DSP circuits, one of the popular design approaches is using dual modular redundancy (DMR). This established design practice makes the functionality of common fault secured DSP circuits architecture easily identifiable to an adversary. In this paper we propose a novel obfuscation in the context of fault secure DSP circuit that uses hybrid transformations in successive layers to completely transform the hardware architecture of the design at register transfer (RT) and gate level without disturbing its functionality and incurring any design overhead. Results indicate without incurring any design cost overhead, the proposed obfuscation achieves significant structural transformation at the gate level such that the functionality becomes un-obvious to an adversary. © 2018 IEEE.en_US
dc.language.isoenen_US
dc.publisherIEEE Computer Societyen_US
dc.sourceProceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSIen_US
dc.subjectDigital signal processingen_US
dc.subjectHardwareen_US
dc.subjectMathematical transformationsen_US
dc.subjectVLSI circuitsen_US
dc.subjectDesign approachesen_US
dc.subjectDual modular redundancyen_US
dc.subjectFault secureen_US
dc.subjectHardware architectureen_US
dc.subjectObfuscationen_US
dc.subjectRegister transferen_US
dc.subjectStructural transformationen_US
dc.subjectTransient faultsen_US
dc.subjectComputer hardwareen_US
dc.titleObfuscation of fault secured DSP design through hybrid transformationen_US
dc.typeConference Paperen_US
Appears in Collections:Department of Computer Science and Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetric Badge: