Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/5149
Title: | ASIC Implementation of Biologically Inspired Spiking Neural Network |
Authors: | Rajput, Gunjan Raut, Gopal Khan, Sajid Gupta, Neha Behor, Ankur Vishvakarma, Santosh Kumar |
Keywords: | Application specific integrated circuits;Biomimetics;Cells;Data handling;Data mining;Delay circuits;Image processing;Internet protocols;Metal ions;Neural networks;Software reliability;Biologically inspired;Compact designs;Hardware implementations;Power delay product;Reference circuits;Spiking neural network(SNN);Spiking neural networks;Structural form;Low power electronics |
Issue Date: | 2019 |
Publisher: | IEEE Computer Society |
Citation: | Rajput, G., Raut, G., Khan, S., Gupta, N., Behor, A., & Vishvakarma, S. K. (2019). ASIC implementation of biologically inspired spiking neural network. Paper presented at the International Conference on Emerging Trends in Engineering and Technology, ICETET, , 2019-November doi:10.1109/ICETET-SIP-1946815.2019.9092079 |
Abstract: | This paper presents the biologically inspired spiking neural network which can mimic the operation of our biological neural cell using CMOS implementation. Hardware implementation of a spiking neural network (SNN) shows more reliability and it comprises less area with high speed, which is much more than the neural network which has software counterpart. A body biasing technique has been used for the implementation of potassium and sodium ions in the neural cell. A fast neuron is required for the applications such as in image processing, data mining, supercomputing etc. Structural forms of spiking neural network and with synaptic functions are shown along with the simulation results. The main advantage of the proposed circuit is that it has a compact design, low power, and delay. In the proposed circuit power is decreased by 33.95 percent and delay is reduced by manifold. Power delay product (PDP) is approximately increased by 18× as a comparison with that of the reference circuit. © 2019 IEEE. |
URI: | https://doi.org/10.1109/ICETET-SIP-1946815.2019.9092079 https://dspace.iiti.ac.in/handle/123456789/5149 |
ISBN: | 9781728135069 |
ISSN: | 2157-0477 |
Type of Material: | Conference Paper |
Appears in Collections: | Department of Electrical Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: