Please use this identifier to cite or link to this item: https://dspace.iiti.ac.in/handle/123456789/5260
Full metadata record
DC FieldValueLanguage
dc.contributor.authorNavlakha, Nupuren_US
dc.contributor.authorKranti, Abhinaven_US
dc.date.accessioned2022-03-17T01:00:00Z-
dc.date.accessioned2022-03-17T15:39:09Z-
dc.date.available2022-03-17T01:00:00Z-
dc.date.available2022-03-17T15:39:09Z-
dc.date.issued2018-
dc.identifier.citationAnsari, M. H. R., Navlakha, N., Lin, J. -., & Kranti, A. (2018). Emerging FETs for low power and high speed embedded dynamic random access memory. Paper presented at the Proceedings of the IEEE International Conference on VLSI Design, , 2018-January 422-427. doi:10.1109/VLSID.2018.101en_US
dc.identifier.isbn9781538636923-
dc.identifier.issn1063-9667-
dc.identifier.otherEID(2-s2.0-85046724762)-
dc.identifier.urihttps://doi.org/10.1109/VLSID.2018.101-
dc.identifier.urihttps://dspace.iiti.ac.in/handle/123456789/5260-
dc.description.abstractThe work reports on the assessment of two emerging devices, namely Tunnel Field Effect Transistor (TFET) and Junctionless Transistor (JLT), for applicability as low power and high speed embedded Dynamic Random Access Memory (eDRAM) at 85 °C. The critical aspect of DRAM functionality being independent gate operation has been realized through twin/dual architecture in TFET and JLT. The first (front) gate primarily controls the read operation based on band-To-band tunneling (TFET) and drift-diffusion mechanism (JLT), whereas the second gate is responsible for charge storage in both the devices. The ability of TFET and JLT with write operation in short time ( © 2018 IEEE.en_US
dc.language.isoenen_US
dc.publisherIEEE Computer Societyen_US
dc.sourceProceedings of the IEEE International Conference on VLSI Designen_US
dc.subjectEmbedded systemsen_US
dc.subjectTransistorsen_US
dc.subjectTunnel field effect transistorsen_US
dc.subjectVLSI circuitsen_US
dc.subjectBand to band tunnelingen_US
dc.subjectDrift diffusionen_US
dc.subjectDynamic memoryen_US
dc.subjectEmbedded dynamic random access memoryen_US
dc.subjectJunctionless transistors (JLT)en_US
dc.subjectRetention timeen_US
dc.subjectTunnel field-effect transistors (TFET)en_US
dc.subjectWrite operationsen_US
dc.subjectDynamic random access storageen_US
dc.titleEmerging FETs for Low Power and High Speed Embedded Dynamic Random Access Memoryen_US
dc.typeConference Paperen_US
Appears in Collections:Department of Electrical Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetric Badge: