Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/5285
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kranti, Abhinav | en_US |
dc.date.accessioned | 2022-03-17T01:00:00Z | - |
dc.date.accessioned | 2022-03-17T15:39:14Z | - |
dc.date.available | 2022-03-17T01:00:00Z | - |
dc.date.available | 2022-03-17T15:39:14Z | - |
dc.date.issued | 2017 | - |
dc.identifier.citation | Gupta, M., & Kranti, A. (2017). Influence of sidewall spacer thickness on steep switching in ge junctionless MOSFETs. Paper presented at the 2016 3rd International Conference on Emerging Electronics, ICEE 2016, doi:10.1109/ICEmElec.2016.8074582 | en_US |
dc.identifier.isbn | 9781509036592 | - |
dc.identifier.other | EID(2-s2.0-85039909043) | - |
dc.identifier.uri | https://doi.org/10.1109/ICEmElec.2016.8074582 | - |
dc.identifier.uri | https://dspace.iiti.ac.in/handle/123456789/5285 | - |
dc.description.abstract | In this work, we investigate the impact of sidewall spacer thickness on the subthreshold swing (5-swing) in symmetrical double gate (DG) Silicon (Si) and Germanium (Ge) junctionless (JL) transistor. It has shown that impact ionization (II) can be enhanced by an optimized narrow spacer whereas the use of non-optimized wider spacer lowers the degree of II by the influence of fringing field. The work demonstrates new opportunities to trigger II at lower drain bias by using Ge as channel material in JL devices with an optimized sidewall spacer. © 2016 IEEE. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | en_US |
dc.source | 2016 3rd International Conference on Emerging Electronics, ICEE 2016 | en_US |
dc.subject | Germanium | en_US |
dc.subject | Ionization | en_US |
dc.subject | MOSFET devices | en_US |
dc.subject | Channel materials | en_US |
dc.subject | Double gate MOSFET | en_US |
dc.subject | Fringing fields | en_US |
dc.subject | Germaniums (Ge) | en_US |
dc.subject | Junctionless | en_US |
dc.subject | Junctionless transistor | en_US |
dc.subject | Sidewall spacer | en_US |
dc.subject | Subthreshold swing | en_US |
dc.subject | Impact ionization | en_US |
dc.title | Influence of sidewall spacer thickness on steep switching in Ge junctionless MOSFETs | en_US |
dc.type | Conference Paper | en_US |
Appears in Collections: | Department of Electrical Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: