Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/6145
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kranti, Abhinav | en_US |
dc.date.accessioned | 2022-03-17T01:00:00Z | - |
dc.date.accessioned | 2022-03-17T15:46:41Z | - |
dc.date.available | 2022-03-17T01:00:00Z | - |
dc.date.available | 2022-03-17T15:46:41Z | - |
dc.date.issued | 2012 | - |
dc.identifier.citation | Singh Parihar, M., Ghosh, D., Alastair Armstrong, G., & Kranti, A. (2012). Bipolar snapback in junctionless transistors for capacitorless dynamic random access memory. Applied Physics Letters, 101(26) doi:10.1063/1.4773055 | en_US |
dc.identifier.issn | 0003-6951 | - |
dc.identifier.other | EID(2-s2.0-84871730949) | - |
dc.identifier.uri | https://doi.org/10.1063/1.4773055 | - |
dc.identifier.uri | https://dspace.iiti.ac.in/handle/123456789/6145 | - |
dc.description.abstract | In this work, we analyze the snapback effect and extract the effective bipolar current gain in junctionless nanotransistors. The optimal electron and hole concentrations required to trigger and sustain bipolar snapback in junctionless transistors have been evaluated. The occurrence of snapback at lower drain bias (≅ 2 V) in junctionless devices in comparison to conventional inversion mode transistors demonstrates the enormous potential for static power reduction in capacitorless dynamic random access memories. High values (40-70) of effective bipolar current gain achieved in optimally designed junctionless transistors can be utilized to improve the sensing margin for dynamic memories. © 2012 American Institute of Physics. | en_US |
dc.language.iso | en | en_US |
dc.source | Applied Physics Letters | en_US |
dc.subject | Bipolar currents | en_US |
dc.subject | Bipolar snapback | en_US |
dc.subject | Capacitorless dynamic random access memories | en_US |
dc.subject | Drain bias | en_US |
dc.subject | Dynamic memory | en_US |
dc.subject | Inversion modes | en_US |
dc.subject | Junctionless | en_US |
dc.subject | Nano transistors | en_US |
dc.subject | Sensing margin | en_US |
dc.subject | Static power reduction | en_US |
dc.subject | Capacitors | en_US |
dc.subject | Strontium compounds | en_US |
dc.subject | Transistors | en_US |
dc.title | Bipolar snapback in junctionless transistors for capacitorless dynamic random access memory | en_US |
dc.type | Journal Article | en_US |
Appears in Collections: | Department of Electrical Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: