Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/14045
| Title: | Quantum Confinement Imposed Constraints in ULP Circuits with Junctionless FET |
| Authors: | Semwal, Sandeep Rai, Nivedita Nirala, Rohit Kumar Kranti, Abhinav |
| Keywords: | CMOS Inverter;Junctionless Transistor;Quantum confinement;Schmitt Trigger;Ultralow Power |
| Issue Date: | 2024 |
| Publisher: | Institute of Electrical and Electronics Engineers Inc. |
| Citation: | Semwal, S., Rai, N., Nirala, R. K., Gupta, M., & Kranti, A. (2024). Quantum Confinement Imposed Constraints in ULP Circuits with Junctionless FET. IEEE Electron Devices Technology and Manufacturing Conference: Strengthening the Globalization in Semiconductors, EDTM 2024. Scopus. https://doi.org/10.1109/EDTM58488.2024.10511949 |
| Abstract: | The interplay between quantum confinement (QC) and parameter variations in ultralow power (ULP) inverter and Schmitt trigger (ST) with nanowire junctionless transistor is evaluated. Process variations under QC lead to enhanced threshold voltage (V_TH) variability which degrades noise margin of ULP inverter. Similarly, QC induced higher VTH variation in n- or p-subcircuit degrades hysteresis width of ULP ST. Process variations under QC need to be carefully analyzed for optimum performance for ULP applications. © 2024 IEEE. |
| URI: | https://doi.org/10.1109/EDTM58488.2024.10511949 https://dspace.iiti.ac.in/handle/123456789/14045 |
| ISBN: | 979-8350371529 |
| Type of Material: | Conference Paper |
| Appears in Collections: | Department of Electrical Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: