Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
My DSpace
Receive email
updates
Edit Profile
IDR@IIT Indore
Search
Search:
All of DSpace
IITI Scholarly Publications
Department of Computer Science and Engineering
for
Current filters:
Title
Supervisor of Thesis
Author
Subject
Type of Material
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Supervisor of Thesis
Author
Subject
Type of Material
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 1-10 of 41 (Search time: 0.001 seconds).
previous
1
2
3
4
...
5
next
Item hits:
Issue Date
Title
Author(s)
2022
IP Core Protection of Image Processing Filters with Multi-Level Encryption and Covert Steganographic Security Constraints
Anshul, Aditya
;
Sengupta, Anirban
2023
A Survey of High Level Synthesis Based Hardware Security Approaches for Reusable IP Cores [Feature]
Anshul, Aditya
;
Sengupta, Anirban
2023
Quadruple phase watermarking during high level synthesis for securing reusable hardware intellectual property cores
Anshul, Aditya
;
Bharath, K. K.
;
Chaurasia, Rahul
;
Sengupta, Anirban
2023
A Multimodal Framework for Depression Detection During COVID-19 via Harvesting Social Media
Anshul, Aditya
;
Pranav, Gumpili Sai
;
Rehman, Mohammad Zia Ur
;
Kumar, Nagendra
2023
Exploration of optimal crypto-chain signature embedded secure JPEG-CODEC hardware IP during high level synthesis
Anshul, Aditya
;
Sengupta, Anirban
2023
Hardware Security of Digital Image Filter IP Cores against Piracy using IP Seller's Fingerprint Encrypted Amino Acid Biometric Sample
Sengupta, Anirban
;
Chaurasia, Rahul
;
Anshul, Aditya
2024
High-level synthesis-based watermarking using multimodal biometric
Sengupta, Anirban
;
Anshul, Aditya
2024
Hardware Security of Image Processing Cores Against IP Piracy Using PSO-Based HLS-Driven Multi-Stage Encryption Fused with Fingerprint Signature
Sengupta, Anirban
;
Anshul, Aditya
2024
Robust Watermarking of Loop Unrolled Convolution Layer IP Design for CNN using 4-variable Encoded Register Allocation
Sengupta, Anirban
;
Chourasia, Vishal
;
Anshul, Aditya
;
Kumar, Nitish
2023
Exploration of optimal functional Trojan-resistant hardware intellectual property (IP) core designs during high level synthesis
Sengupta, Anirban
;
Anshul, Aditya
;
Chaurasia, Rahul
Discover
Type of Material
21
Journal Article
12
Conference Paper
8
Book Chapter
Author
38
Sengupta, Anirban
8
Chourasia, Vishal
7
Chaurasia, Rahul
3
Bhui, Nabendu
2
Bharath, K. K.
2
Dey, Somnath
2
Jain, Prayag
2
Jha, Ashwini
2
Kothari, Chirag
2
Kumar, Nitish
2
Rai, Anuj
2
Thakur, Sumer
1
Gupta, Shikha
1
Kumar, Nagendra
.
next >
Subject
11
HLS
8
Hardware security
5
hardware security
5
IP cores
5
IP piracy
5
Security
5
Watermarking
4
High level synthesis
3
Digital signal processing
3
Hardware
.
next >
Date issued
18
2023
14
2024
5
2025
4
2022