Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/5343
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kumar, Anand | en_US |
| dc.contributor.author | Kranti, Abhinav | en_US |
| dc.date.accessioned | 2022-03-17T01:00:00Z | - |
| dc.date.accessioned | 2022-03-17T15:41:36Z | - |
| dc.date.available | 2022-03-17T01:00:00Z | - |
| dc.date.available | 2022-03-17T15:41:36Z | - |
| dc.date.issued | 2016 | - |
| dc.identifier.citation | Kumar, A., Parihar, M. S., & Kranti, A. (2016). Junctionless composite transistor for ultra low power applications. Paper presented at the 2014 IEEE International Nanoelectronics Conference, INEC 2014, doi:10.1109/INEC.2014.7460447 | en_US |
| dc.identifier.isbn | 9781479950379 | - |
| dc.identifier.other | EID(2-s2.0-84971254376) | - |
| dc.identifier.uri | https://doi.org/10.1109/INEC.2014.7460447 | - |
| dc.identifier.uri | https://dspace.iiti.ac.in/handle/123456789/5343 | - |
| dc.description.abstract | In this work, we investigate the behavior of an Ultra Low Power (ULP) composite transistor in conventional inversion mode (INV) and junctionless (JL) topologies. JL ULP transistor shows enhanced on-to-off current ratio and lower leakage current at elevated temperatures. JL ULP inverter designed with composite transistor shows enhanced noise margin. The work demonstrates new opportunities for realizing future ULP circuits with junctionless transistor. © 2014 IEEE. | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | en_US |
| dc.source | 2014 IEEE International Nanoelectronics Conference, INEC 2014 | en_US |
| dc.subject | Leakage currents | en_US |
| dc.subject | Nanoelectronics | en_US |
| dc.subject | Composite transistors | en_US |
| dc.subject | Elevated temperature | en_US |
| dc.subject | inverter | en_US |
| dc.subject | junctionless | en_US |
| dc.subject | Junctionless transistors | en_US |
| dc.subject | Noise margins | en_US |
| dc.subject | Ultra low power | en_US |
| dc.subject | Ultralow power application | en_US |
| dc.subject | Transistors | en_US |
| dc.title | Junctionless composite transistor for Ultra Low Power applications | en_US |
| dc.type | Conference Paper | en_US |
| Appears in Collections: | Department of Electrical Engineering | |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: