Please use this identifier to cite or link to this item: https://dspace.iiti.ac.in/handle/123456789/5702
Title: Bi-Directional Junctionless Transistor for Logic and Memory Applications
Authors: Kranti, Abhinav
Keywords: Impact ionization;MOSFET devices;Oxide films;Static random access storage;Transistors;Bi-directional;Bidirectional (Bi);Device physics;Double gate;junctionless (JL);Junctionless transistors;Memory applications;MOS-FET;Computer circuits
Issue Date: 2019
Publisher: Institute of Electrical and Electronics Engineers Inc.
Citation: Gupta, M., & Kranti, A. (2019). Bi-directional junctionless transistor for logic and memory applications. IEEE Transactions on Electron Devices, 66(10), 4446-4452. doi:10.1109/TED.2019.2934191
Abstract: This article reports on logic and memory functionality of vertically stacked bidirectional junctionless (BiJL) transistor, which can be operated as nMOS or pMOS depending on the biases applied. An inverter can be realized with a single BiJL transistor. If a complement of inputs is available, then NAND, NOR, and XOR logic can also be realized through a single BiJL transistor. The thickness of separation oxide between n-type and p-type films can be utilized to either achieve hysteresis or the absence of the same. Results provide insights into device physics, operation, and showcase new viewpoints for designing logic and memory devices with vertically stacked JL architecture, thus achieving the desired functionality with a lesser number of transistors. © 1963-2012 IEEE.
URI: https://doi.org/10.1109/TED.2019.2934191
https://dspace.iiti.ac.in/handle/123456789/5702
ISSN: 0018-9383
Type of Material: Journal Article
Appears in Collections:Department of Electrical Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetric Badge: