Please use this identifier to cite or link to this item: https://dspace.iiti.ac.in/handle/123456789/5785
Full metadata record
DC FieldValueLanguage
dc.contributor.authorNavlakha, Nupuren_US
dc.contributor.authorKranti, Abhinaven_US
dc.date.accessioned2022-03-17T01:00:00Z-
dc.date.accessioned2022-03-17T15:43:54Z-
dc.date.available2022-03-17T01:00:00Z-
dc.date.available2022-03-17T15:43:54Z-
dc.date.issued2019-
dc.identifier.citationAnsari, M. H. R., Navlakha, N., Lin, J. -., & Kranti, A. (2019). Improving charge retention in capacitorless DRAM through material and device innovation. Japanese Journal of Applied Physics, 58(SB) doi:10.7567/1347-4065/aaf89aen_US
dc.identifier.issn0021-4922-
dc.identifier.otherEID(2-s2.0-85065480538)-
dc.identifier.urihttps://doi.org/10.7567/1347-4065/aaf89a-
dc.identifier.urihttps://dspace.iiti.ac.in/handle/123456789/5785-
dc.description.abstractIn this work, we report on the opportunities to enhance the retention time (RT) of an accumulation mode capacitorless DRAM (1T-DRAM) through appropriate material optimization by analyzing different semiconductor materials (Si, Ge, Si1-xGex and GaAs). It is shown that the RT can be considerably enhanced through a combination of (i) a higher bandgap material and (ii) the separation of the storage region from the conduction region. A higher bandgap (GaAs) material helps to achieve a deeper potential well, which reduces band-to-band tunneling, and thus, enhances the RT. The material optimization through GaAs and Ge-based 1T-DRAM achieves a maximum RT of ∼2 s and maximum speed of ∼45 ns, respectively, at a gate length of 50 nm at 85 °C. Results also indicate the trade-off between retention and speed arising out the material properties. The work quantifies the role of material and device parameters for 1T-DRAM. © 2019 The Japan Society of Applied Physics.en_US
dc.language.isoenen_US
dc.publisherInstitute of Physics Publishingen_US
dc.sourceJapanese Journal of Applied Physicsen_US
dc.subjectEconomic and social effectsen_US
dc.subjectEnergy gapen_US
dc.subjectGallium arsenideen_US
dc.subjectIII-V semiconductorsen_US
dc.subjectSemiconducting galliumen_US
dc.subjectSemiconducting gallium arsenideen_US
dc.subjectSemiconductor alloysen_US
dc.subjectSi-Ge alloysen_US
dc.subjectAccumulation modesen_US
dc.subjectAppropriate materialsen_US
dc.subjectBand to band tunnelingen_US
dc.subjectBandgap materialsen_US
dc.subjectCapacitorless dramsen_US
dc.subjectConduction regionen_US
dc.subjectDevice parametersen_US
dc.subjectMaterial optimizationen_US
dc.subjectDynamic random access storageen_US
dc.titleImproving charge retention in capacitorless DRAM through material and device innovationen_US
dc.typeJournal Articleen_US
Appears in Collections:Department of Electrical Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetric Badge: