Vertical Transistor with n-Bridge and Body on Gate for Low-Power 1T-DRAM Application

Abstract

In this paper, we propose a vertical transistor with n-bridge and body on gate (BOG-DRAM) for Low-power 1T-DRAM application. The vertical channel of the device can reduce the short-channel effect and improve scalability. The storage region stacked on the gate leads to the efficient utilization of storage space. The device with junctionless channel layers on three sides can improve writing time. The conventional current bridge device only has one side gate-control depletion region, but the proposed BOG-DRAM has triple-side gate-control depletion region which can improve programming window at shorter gate lengths. BOG-DRAM achieves programming window of 33.6μ A/μ m when the storage length is 20 nm. In addition, the work function offset is exploited for low-power application. © 1963-2012 IEEE.