Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/9908
Title: | Signature Biometric based Authentication of IP Cores for Secure Electronic Systems |
Authors: | Rathor, Mahendra Sengupta, Anirban |
Keywords: | Authentication|Biometrics|Crime|Hardware security|High level synthesis|Intellectual property|Intellectual property core|Military applications|Biometric based authentication|Core design|Critical applications|Electronics system|Functional block|Intellectual property piracy|Secret information|Security threats|Signature biometric|Systems-on-Chip|System-on-chip |
Issue Date: | 2021 |
Publisher: | Institute of Electrical and Electronics Engineers Inc. |
Citation: | Rathor, M., & Sengupta, A. (2021). Signature biometric based authentication of IP cores for secure electronic systems. Paper presented at the Proceedings - 2021 IEEE International Symposium on Smart Electronic Systems, iSES 2021, 384-388. doi:10.1109/iSES52644.2021.00094 Retrieved from www.scopus.com |
Abstract: | Intellectual property (IP) piracy has emerged as a potential hardware security threat in the last few decades. Growing usage of electronic systems in critical applications such as military and healthcare entails integrating only authentic functional blocks or IP cores into the system-on-chips (SoCs). The usage of only authentic IP cores can be ensured by detecting the designer's secret information hidden into the IP core designs, thereby protecting from the pirated or fake IPs. This paper proposes first time the designer's handwritten signature biometric based authentication of IP cores. In this paper, a digest of the designer's signature biometric is generated using the proposed approach. Further, the digest of the signature biometric is mapped into the corresponding hardware security constraints to be implanted into the IP core design during the behavioral synthesis process. The presence of designer's signature biometric into the IP core design ensures unique identification of the genuine vendor during authentication. The robustness of the proposed approach has been measured using a probability of coincidence metric based security analysis. Finally, the results reveal that the proposed approach yields higher security at negligible cost overhead. © 2021 IEEE.All rights reserved. |
URI: | https://dspace.iiti.ac.in/handle/123456789/9908 https://doi.org/10.1109/iSES52644.2021.00094 |
ISBN: | 978-1728187532 |
Type of Material: | Conference Paper |
Appears in Collections: | Department of Computer Science and Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: