Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/4609
Title: | Enhanced Functional Obfuscation of DSP core using Flip-Flops and Combinational logic |
Authors: | Rathor, Mahendra Sengupta, Anirban |
Keywords: | Computer circuits;Flip flop circuits;Intellectual property core;Keys (for locks);Locks (fasteners);Malware;Combinational logic;Design flows;Digital signal processing (DSP);DSP core;Security mechanism;Trojans;Digital signal processing |
Issue Date: | 2019 |
Publisher: | IEEE Computer Society |
Citation: | Rathor, M., & Sengupta, A. (2019). Enhanced functional obfuscation of DSP core using flip-flops and combinational logic. Paper presented at the IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin, , 2019-January 7-11. doi:10.1109/ICCE-Berlin47944.2019.9127236 |
Abstract: | Due to globalization of Integrated Circuit (IC) design flow, Intellectual Property (IP) cores have increasingly become susceptible to various hardware threats such as Trojan insertion, piracy, overbuilding etc. An IP core can be secured against these threats using functional obfuscation based security mechanism. This paper presents a functional obfuscation of digital signal processing (DSP) core for consumer electronics systems using a novel IP core locking block (ILB) logic that leverages the structure of flip-flops and combinational circuits. These ILBs perform the locking of the functionality of a DSP design and actuate the correct functionality only on application of a valid key sequence. In existing approaches so far, executing exhaustive trials are sufficient to extract the valid keys from an obfuscated design. However, proposed work is capable of hindering the extraction of valid keys even on exhaustive trials, unless successfully applied in the first attempt only. In other words, the proposed work drastically reduces the probability of obtaining valid key of a functionally obfuscated design in exhaustive trials. Experimental results indicate that the proposed approach achieves higher security and lower design overhead than previous works. © 2019 IEEE. |
URI: | https://doi.org/10.1109/ICCE-Berlin47944.2019.9127236 https://dspace.iiti.ac.in/handle/123456789/4609 |
ISSN: | 2166-6814 |
Type of Material: | Conference Paper |
Appears in Collections: | Department of Computer Science and Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: