Please use this identifier to cite or link to this item:
https://dspace.iiti.ac.in/handle/123456789/5733
Title: | NAND flash memory device with ground plane in buried oxide for reduced short channel effects and improved data retention |
Authors: | Bohara, Pooja Vishvakarma, Santosh Kumar |
Keywords: | Cells;Cytology;Flash memory;NAND circuits;Nitrides;Semiconductor storage;Silicon on insulator technology;Silicon oxides;Threshold voltage;Buried oxides;Drain induced barrier lowering (DIBL);Physical phenomena;Short-channel effect;Short-channel performance;Silicon on insulator (SOI);Silicon oxide nitride oxide silicons;Subthreshold slope;Memory architecture |
Issue Date: | 2019 |
Publisher: | Springer New York LLC |
Citation: | Bohara, P., & Vishvakarma, S. K. (2019). NAND flash memory device with ground plane in buried oxide for reduced short channel effects and improved data retention. Journal of Computational Electronics, 18(2), 500-508. doi:10.1007/s10825-018-01298-9 |
Abstract: | In this work, we investigate a promising technique for improving the performance of silicon-on-insulator (SOI) silicon-oxide-nitride-oxide-silicon (SONOS) NAND flash memory cells with ground plane in buried oxide (GPB). The physical phenomena that potentially degrade the performance of NAND flash memory cells at lower gate length are controlled by selection of an appropriate NAND flash device architecture. The various attributes of SONOS memory cells with GPB are compared with conventional SOI SONOS memory devices. It is shown that at the scaled gate length of 25 nm, a flash memory cell with GPB limits the short channel effects and achieves ~ 10 3 times higher memory speed. The short channel performance is evaluated by considering subthreshold slope (SS) and drain-induced barrier lowering (DIBL) parameters, which show significant improvement in SS along with relatively lower DIBL values at lower gate lengths in SONOS cells with GPB. The results highlight that a ~ 1.3 times wider memory window and ~ 2.4 times higher retention can be obtained over a period of 10 years in a SONOS GPB device in comparison to the SOI SONOS memory device. The present work provides guidelines to design highly dense flash memory devices while achieving improved reliability without altering the gate stack. © 2019, Springer Science+Business Media, LLC, part of Springer Nature. |
URI: | https://doi.org/10.1007/s10825-018-01298-9 https://dspace.iiti.ac.in/handle/123456789/5733 |
ISSN: | 1569-8025 |
Type of Material: | Journal Article |
Appears in Collections: | Department of Electrical Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Altmetric Badge: