Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
IDR@IIT Indore
Browsing by Author Kachave, Deepak
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 15 of 15
Issue Date
Title
Author(s)
2019
Digital Processing Core Performance Degradation Due to Hardware Stress Attacks
Kachave, Deepak
;
Sengupta, Anirban
2018
Effect of NBTI stress on DSP cores used in CE devices: Threat model and performance estimation
Kachave, Deepak
;
Sengupta, Anirban
;
Neema, Shubha
;
Harsha, Panugothu Sri
2019
Fault-Tolerant DSP Core Datapath Against Omnidirectional Spatial Impact of SET
Kachave, Deepak
;
Sengupta, Anirban
2018
Forensic engineering for resolving ownership problem of reusable IP core generated during high level synthesis
Sengupta, Anirban
;
Kachave, Deepak
2016
Generating multi-cycle and multiple transient fault resilient design during physically aware high level synthesis
Sengupta, Anirban
;
Kachave, Deepak
2018
Integrating compiler driven transformation and simulated annealing based floorplan for optimized transient fault tolerant DSP cores
Sengupta, Anirban
;
Kachave, Deepak
2016
Integrating physical level design and high level synthesis for simultaneous multi-cycle transient and multiple transient fault resiliency of application specific datapath processors
Kachave, Deepak
;
Sengupta, Anirban
2017
Low cost fault tolerance against kc-cycle and km-unit transient for loop based control data flow graphs during physically aware high level synthesis
Sengupta, Anirban
;
Kachave, Deepak
2019
Low Cost Functional Obfuscation of Reusable IP Ores Used in CE Hardware Through Robust Locking
Sengupta, Anirban
;
Kachave, Deepak
;
Roy, Dipanjan
2017
Protecting ownership of reusable IP core generated during high level synthesis
Kachave, Deepak
;
Sengupta, Anirban
2018
Reliability and threat analysis of NBTI stress on DSP cores
Sengupta, Anirban
;
Kachave, Deepak
;
Neema, Shubha
;
Panugothu, Sri Harsha
2018
Shielding CE Hardware Against Reverse-Engineering Attacks Through Functional Locking [Hardware Matters]
Kachave, Deepak
;
Sengupta, Anirban
2018
Spatial and Temporal Redundancy for Transient Fault-Tolerant Datapath
Sengupta, Anirban
;
Kachave, Deepak
2019-04-16
Transient fault reliability and security of IP cores
Sengupta, Anirban
;
Kachave, Deepak
2019
Transient fault secured/tolerant architecture for DSP core
Kachave, Deepak
;
Sengupta, Anirban