1. IDR@IIT Indore

Browsing by Author Roy, Dipanjan

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 22  next >
Issue DateTitleAuthor(s)
2017Antipiracy-Aware IP Chipset Design for CE Devices: A Robust Watermarking Approach [Hardware Matters]Sengupta, Anirban; Roy, Dipanjan
2017Automated low cost scheduling driven watermarking methodology for modern CAD high-level synthesis toolsSengupta, Anirban; Roy, Dipanjan
2017DSP design protection in CE through algorithmic transformation based structural obfuscationSengupta, Anirban; Roy, Dipanjan
2019Enhancing saliency of a target object through color modification of every object using genetic algorithmRoy, Dipanjan
2018Enhancing Saliency of an Object Using Genetic AlgorithmRoy, Dipanjan
2017A Framework for Hardware Efficient Reusable IP Core for Grayscale Image CODECSengupta, Anirban; Roy, Dipanjan
2019-01-31Hardware security and IP core protection of CE systemsSengupta, Anirban; Roy, Dipanjan
2018Intellectual Property-Based Lossless Image Compression for Camera Systems [Hardware Matters]Sengupta, Anirban; Roy, Dipanjan
2019Low cost dual-phase watermark for protecting CE devices in IoT frameworkSengupta, Anirban; Roy, Dipanjan
2019Low Cost Functional Obfuscation of Reusable IP Ores Used in CE Hardware Through Robust LockingSengupta, Anirban; Kachave, Deepak; Roy, Dipanjan
2017Low cost optimized Trojan secured schedule at behavioral level for single & Nested loop control data flow graphs (Invited Paper)Sengupta, Anirban; Roy, Dipanjan
2017Low overhead symmetrical protection of reusable IP core using robust fingerprinting and watermarking during high level synthesisRoy, Dipanjan; Sengupta, Anirban
2018Low-Cost Obfuscated JPEG CODEC IP Core for Secure CE HardwareSengupta, Anirban; Roy, Dipanjan
2019Low-Overhead Robust RTL Signature for DSP Core Protection: New Paradigm for Smart CE DesignSengupta, Anirban; Roy, Dipanjan
2018Mathematical validation of HWT based lossless image compressionSengupta, Anirban; Roy, Dipanjan
2018Multi-phase watermark for IP core protectionSengupta, Anirban; Roy, Dipanjan
2019Multilevel Watermark for Protecting DSP Kernel in CE Systems [Hardware Matters]Roy, Dipanjan; Sengupta, Anirban
2018Obfuscated JPEG Image Decompression IP Core for Protecting Against Reverse Engineering [Hardware Matter]Roy, Dipanjan; Sengupta, Anirban
2018Optimizing DSP Cores Using Design Transformation [Hardware Matters]Roy, Dipanjan; Sengupta, Anirban
2017Protecting IP core during architectural synthesis using HLT-based obfuscationSengupta, Anirban; Roy, Dipanjan
Showing results 1 to 20 of 22  next >