1. IDR@IIT Indore

Browsing by Author Sengupta, Anirban

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 220  next >
Issue DateTitleAuthor(s)
2015Adaptive bacterial foraging driven datapath optimization: Exploring power-performance tradeoff in high level synthesisSengupta, Anirban
2025-04-16Alternative paradigms of hardware security for addressing threats of IP piracy and trojan during high level synthesisSengupta, Anirban; Anshul, Aditya
2017Antipiracy-Aware IP Chipset Design for CE Devices: A Robust Watermarking Approach [Hardware Matters]Sengupta, Anirban; Roy, Dipanjan
2015Automated design space exploration of multi-cycle transient fault detectable datapath based on multi-objective user constraints for application specific computingSengupta, Anirban
2015Automated design space exploration of transient fault detectable datapath based on user specified power and delay constraintsSengupta, Anirban
2014Automated exploration of datapath and unrolling factor during power-performance tradeoff in architectural synthesis using multi-dimensional PSO algorithmSengupta, Anirban; Mishra, Vipul Kumar
2014Automated exploration of datapath in high level synthesis using temperature dependent bacterial foraging optimization algorithmSengupta, Anirban
2017Automated low cost scheduling driven watermarking methodology for modern CAD high-level synthesis toolsSengupta, Anirban; Roy, Dipanjan
2015Bacterial foraging driven exploration of multi cycle fault tolerant datapath based on power-performance tradeoff in high level synthesisSengupta, Anirban
2024Bio-mimicking DNA fingerprint profiling for HLS watermarking to counter hardware IP piracySengupta, Anirban; Bhui, Nabendu; Anshul, Aditya; Chourasia, Vishal
2023Biometrics for Hardware Security and Trust: Discussion and AnalysisSengupta, Anirban; Chaurasia, Rahul
2016Cognizance on intellectual property: A high-level perspective [hardware matters]Sengupta, Anirban
2018Comprehensive operation chaining based schedule delay estimation during high level synthesisMishra, Vipul Kumar; Sengupta, Anirban
2024ConclusionSengupta, Anirban
2021Contact-less palmprint biometric for securing DSP coprocessors used in CE systemsSengupta, Anirban; Chaurasia, Rahul; Reddy, Tarun
2019Crypto based Multi-Variable Fingerprinting for Protecting DSP coresSengupta, Anirban; Singh, Utkarsh Kumar; Premchand, Piyush Kalkute
2022Crypto-Genome Signature for Securing Hardware AcceleratorsChaurasia, Rahul; Sengupta, Anirban
2021Cryptography-driven IP steganography for DSP hardware acceleratorsSengupta, Anirban
2013D-logic exploration: Rapid search of Pareto fronts during architectural synthesis of custom processorsSengupta, Anirban; Mishra, Vipul Kumar
2015Design flow from algorithm to RTL using evolutionary exploration approachSengupta, Anirban
Showing results 1 to 20 of 220  next >